Edexcel GCSE Computer Science

4.2.3: understand the concept of a stored program and the role of components of the CPU (control unit (CU), arithmetic/logic unit (ALU), registers, clock, address bus, data bus, control bus) in the fetch-decode-execute cycle (the Von Neumann model)

Keywords:
Computers
Test your self on these keywords and definitions using the games below or Play random game
KeywordDefinition
Address busconnections between the CPU and other components to transmit the location of data / instructions being written or read
Arithmetic Logic UnitPerforms maths calculations and comparisons to carry out instructions
Clockan electronic signal that keeps changing from on to off at a constant rate to keep each part of the CPU in sync
Control busconnections between the CPU and other components to transmit signals that trigger each stage of the fetch-decode-execute cycle
Control Unitpart of the CPU that controls all of the other components.
Data busconnections between the CPU and other components to transmit the value of data / instructions being written or read
DecodeUsing the control unit to understand the current instruction and work out how to follow it
ExecuteUsing the ALU to run the current instruction
FetchGetting an instruction from main memory into the registers inside the CPU
RegistersVery fast memory locations used in the fetch-decode-execute cycle to store tiny amounts of data or single instructions
Von Neumanna type of CPU design model where data and instructions are both saved in the same memory store
Keyword games:
Resources: